Section 19(1) in The Semiconductor Integrated Circuits Layout-Design Act, 2000
(1)In all legal proceedings relating to a layout-design registered under this Act (including application under section 30), the original registration of the layout-design and all subsequent assignments and transmissions of layout-design shall be prima facie evidence of the validity thereof.
